Volume 7
February 8, 2016

A Weekly Aviation Career
Newsletter from Avjobs®, Inc.

 
Aviation Career Topics
  Announcing New Services
 ico-book1.gif (16x16 -- 157 bytes)Newsletters from Avjobs
 ico-book1.gif (16x16 -- 157 bytes)E-News from Avjobs
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  * Apply for Elect Design and An
 *  *
 *  *
 *  * Apply for Systems Engineer 2
 *  * Apply for Wire Design Install
 *  * Apply for As Dispatcher job a
 *  * Globalpundits career details
 *  * KLJ career details and job in
 *  * Avjobs offices closed for Pre
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 *  *
 ico-book1.gif (16x16 -- 157 bytes)Recent Job Announcements
 ico-book1.gif (16x16 -- 157 bytes)Get the Toolbar
 ico-book1.gif (16x16 -- 157 bytes)Job of the Week
 ico-book1.gif (16x16 -- 157 bytes)Register for Delivery
 ico-book1.gif (16x16 -- 157 bytes)Suggest Content
 ico-book1.gif (16x16 -- 157 bytes)Link Partners
 ico-book1.gif (16x16 -- 157 bytes)Newsletter Archives
  Table of Contents
  Search
  Contact Us
  Video by AirsideTV.com


Apply for Elect Design and Analy Engr 4 ASIC Design job at Globalpundits
Posted on Friday, February 12, 2016 at 9:23:41 AM

ApplyResponsibilities Digital ASIC design and verification. Candidates should have 10+ years of Digital ASIC design experience including verification. Candidate must demonstrate strong background with design architecture and detailed specification for DSP and Switch based designs. Knowledge of ASIC development including architectural definition detailed design implementation using System Verilog and functional verification using System Verilog. Knowledge and competency of UVM is a plus. Experience with IBM GF technology a plus. Candidate must be able to take high level architectural documentation along with algorithm description and implement DSP functions for decimation interpolation general filtering up down conversion digital beam forming channelization and be able to come up with mathematical models in C or System Verilog to verify design implementation. Candidate must be knowledgeable in concepts of static timing analysis synthesis and able to develop and run scripts and Make files. Candidate must be able to thrive in working within a fast paced environment and work well in a team of ASIC engineers and Subsystem engineers. Candidate must demonstrate history of 1st pass success with ASIC designs. Requirements Bachelor&39;s and 9 or more years&39; experience Master&39;s with 7 or more years&39; experience or PhD with 4 or more years&39; experience. Bachelor Master or Doctorate of Science degree from an accredited course of study in engineering computer science mathematics physics or chemistry.

Read more about: Apply for Elect Design and Analy Engr 4 ASIC Design job at Globalpundits


Please make another selection from the Archive Menu to the left, or return to our Home Page

Older issues of the E-News are placed under the E-News Archives Area of the menu structure.

 

The Archives are a collection of previously published articles, and also refers to the location in which these articles are kept. AvjobsWeekly Archives are made up of articles which have been created during the course of our weekly publication. AvjobsWeekly Archives consist of articles which have been selected for permanent or long-term preservation.

 

Please make your selection from the Archive Menu to the left, or return to our Home Page

 


Stay connected to us - and get so much more - with the Avjobs - Aviation Industry Employment Community Toolbar!
Stay connected to us - and get so much more - with the Avjobs - Aviation Industry Employment Community Toolbar!

Home | Search Jobs | Post Jobs | AVSchools | Aviation Salary | Job of the Week
Site Map | Free Toolbar | Aviation Careers | Students | Employer Services
 Copyright �2006-2016 Avjobs®, Inc.
All rights reserved.